All high-speed parallel buses should be exposed on a single row of pins. If that means DDR chips come in a comically long TSSOP-512 instead of BGA, so be it.



(yes, I know TSSOP is two rows of pins, ground and the eleven different power supplies DDR7 will need are all on the other side)

Sign in to participate in the conversation

The social network of the future: No ads, no corporate surveillance, ethical design, and decentralization! Own your data with Mastodon!